Short channel MOSFET devices have been fabricated using a commercial 0.25 µm CMOS process and characterized at cryogenic temperatures for further application in hybrid superconductor-CMOS circuits. A 4 K device model has been established through modifying the room temperature CMOS model by taking into account the parameter variation of the discrete MOS devices at cryogenic temperature. We have demonstrated that the circuit simulation based on this model is comparable with the measurement at 4 K on a 31-stage ring oscillator both with and without long wire interconnect; therefore, the cryogenic model is acceptable for circuit simulation. Circuit performance at cryogenic temperature has been studied by a set of ring oscillator experiments and a 60-70% improvement of the propagation delay of MOS device and circuit with interconnect wire at 4 K has been reported.
Introduction
Superconducting digital integrated circuits and systems made of the rapid single flux quantum (RSFQ) logic circuits [1] have a potentially high performance beyond the semiconductor system in terms of their high operation frequency and extremely low power consumption. Their exotic technology based on Josephson junction devices and the transmission of single quanta of magnetic flux along superconductor interconnects has demonstrated a data rate of more than 750 GB s −1 for a RSFQ toggle flip-flop [2] . The RSFQ logic has been considered as one of the available emerging research logic devices beyond semiconductor technology [3] .
Although the RSFQ logic family has achieved a record circuit speed, the memory circuit has been a long-standing problem in Josephson digital technology. The most successful wholly superconducting memory is the 4 kbit random access memory (RAM) developed by NEC [4] , but it is far from the need of providing sufficient fast memory for a datahungry processor, since the RSFQ logic with its potential for operation at several tens of gigahertz increases the need for accessing large amounts of data in short periods of time. An alternative approach to solve this problem is to employ a combination of Josephson and CMOS technologies to form a RAM, which has the potential to remove the memory bottleneck facing Josephson digital circuits [5, 6] . The main idea is to use high-density charge-storage MOSFET cells as the memory with CMOS address buffers and decoders, and to access the output by high-speed, extremely low-power, superconductive detectors; this combination takes advantage of the best features of each technology. To design and simulate the CMOS circuit for operation in the hybrid system, we need a systematic characterization of the MOSFET devices at cryogenic temperature. Although plenty of work has been done in modelling MOSFET devices at 77 K, most work at 4 K has been on individual effects and on long channel devices [7] . Because of the lack of an accurate model that describes and predicts the behaviour of short channel MOSFET devices at 4 K, we need to study the cryogenic temperature characteristics and establish a suitable device model for 4 K operation of sub-micron short channel MOSFET devices. In this work, we will present the experimental results on characterization of the sub-micron MOS devices at 4 K and the modification of the MOS device model based on parameters extracted from 4 K device characteristics.
Characteristics of MOSFET device
Operating silicon MOSFET devices at cryogenic temperature improves their performance over room temperature (RT) operation. At temperatures below 77 K, the carriers begin to freeze out in the region under the CMOS gate, but when the gate voltage is applied, an inversion layer of free carriers appears at the Si-SiO 2 interface under the gate, thus forming the conducting channel. The mobility is limited by Coulomb scattering at the interface when the gate voltage is small and by surface roughness for higher gate voltages [8] . Experiments on long channel devices show that the advantages of 4 K operation over 300 K operation include sharper sub-threshold characteristics, higher transconductance, elimination of leakage currents, freedom from 'latch-up' problems, scaling of interconnection resistances (20 times reduction for Al lines), and the elimination of electromigration and thermally induced failure mechanisms [9] . These properties lead to speed improvement over RT operation for long channel devices.
In order to model the short channel sub-micron CMOS devices used in our hybrid memory at 4 K, we have carried out systematic tests on discrete NMOS and PMOS devices at cryogenic temperatures. The MOSFET devices are fabricated by a commercial 0.25 µm CMOS process, which is designed for RT operation. Both NMOS and PMOS devices with short channel length (0.25 µm) and long channel length (10 µm) have been fabricated on a test chip. The chip was mounted on a test probe that can be immersed in liquid nitrogen or liquid helium with little heat leakage. DC I-V characterization has been carried out on these discrete devices at RT and cryogenic temperatures (77 K and 4 K) using an HP 4145B semiconductor parameter analyser.
Figures 1(a)-(c) show the I-V characteristics of a short channel (L = 0.25 µm, W = 10 µm) NMOSFET device at different temperatures. Higher drain current and more rapid turn-off characteristics are observed as the temperature is reduced. For example, at a drain-source voltage of 0.5 V, the drain current increases about 50% when the temperature drops from 300 K to 77 K and goes a little higher when the temperature is further decreased to 4 K. This can be explained by noting that the mobility gets higher at low temperature as a result of the reduced carrier scattering due to lattice vibration. Similar results have been obtained for a short channel PMOSFET device. It is well known that at low temperatures (T < 30 K), inversion-type MOS devices suffer from the presence of a kink effect in the saturation region [7] . This phenomenon is ascribed to the self-polarization of the bulk due to the majority of carriers flowing from the body to the source. In fact, at low temperatures, the impurity freeze-out in the substrate results in a strong increase in the back resistance which prevents the evacuation of the impact ionization current via the body contact. The reduction of kink effect in short channel MOS devices has been demonstrated, which arises from the combined effects of charge sharing and velocity saturation through the lowering of the depletion capacitance and the normalized saturation transconductance [10] . But in our measurement, we have not observed obvious kink effect in the I-V characteristics of the 0.25 µm short channel devices, probably due to the fact that source and drain are heavily doped in our process. In such a heavily doped (degenerated doped) source and drain, freeze-out will not occur due to band-gap narrowing at low temperatures [11] . The absence of the kink effect in our CMOS device is quite good for low temperature operation.
Low field mobility has been derived from I-V characterization of the MOSFET devices, which shows an increase at 4 K. This is the main reason for the improvement of drain current which will result in an increase in the device speed. However, the mechanism of mobility in short channel device at cryogenic temperature needs further study.
Threshold voltage (V t ) is defined as the gate voltage above which there is detectable drain current if a drain voltage is applied. However, due to the sub-threshold current in short channel device this definition is usually replaced with the constant value definition. In this work, square law is used to extract the V t of the long channel device and the constant value definition is used to find the V t for the short channel device. Figure 2 depicts the saturation V t at different temperatures for both long channel and short channel devices. For a uniform channel concentration, the threshold voltage is approximated as the gate voltage that induces a surface potential equal to the Fermi potential of the bulk silicon with respect to the intrinsic Fermi level. Since the magnitude of the Fermi potential increases as the temperature is reduced, the V t will also increase as depicted in figure 2 . To maintain the same threshold voltage at low temperatures, the channel surface concentration is reduced well below the RT level. This in turn enhances mobility by reducing the normal field and ionized impurity scattering along the channel.
To obtain a suitable MOSFET model at cryogenic temperature, some of the physical parameters of the transistor that change drastically with temperature should be considered. At cryogenic temperature, the freeze-out effect dominates most parameters. At 4 K, electrons and holes are frozenout so that there are fewer free carriers. At the same time, the freeze-out effect also affects the lattice vibration that makes the mobility go up. Experiments also show that the threshold voltage goes up a little bit when the temperature decreases. Reduction of the depletion capacitance between source (or drain) and substrate would probably be expected also due to the freeze-out of the substrate, which will also increase the device speed [12] . We have modified the parameters of the RT BSIM3 CMOS model [13] provided by the manufacturer to take into account the changes of these parameters from the dc characteristics measured at 4 K. The variation of the major physical parameters has been listed in table 1. The parameters have been obtained directly from the experimental data or by a direct fitting and extraction technique. As shown in figures 1(c) and (d), the calculated curves from the 4 K NMOS and PMOS model fit the experimental data quite well.
Circuit performance
We have also designed and tested a set of ring oscillators to examine the device performance when operating at cryogenic temperatures. Ring oscillators with different number of stages have been fabricated based on the minimum size inverter (W n , W p = 0.3 µm; L n , L p = 0.25 µm) using the same 0.25 µm CMOS process. Inverter delay has been extracted from the measured resonant frequency of the ring oscillator. Figure 3 indicates the inverter delay versus supply voltage at different working temperatures for the minimum size inverter. The inverter delay decreases from 202 ps to 120 ps as the operating temperature drops from 300 K to 4 K for a supply voltage of 2 V. If we define the improvement of the propagation delay as the ratio of the reduction of the inverter delay from that at room temperature to the inverter delay at cryogenic temperature, we could achieve a 68% improvement of the propagation delay for 4 K operation.
With rapid device feature size scaling, the circuit performance is increasingly determined by the interconnects instead of devices. The on-chip interconnect is made of wires of metal layers. The wire delay can be characterized by the wire resistance and wire capacitance as a cascade of series wire resistance per unit length R and shorted wire capacitance to ground per unit length C. R depends on the conductivity of the metal while C depends on the wire's geometry and its position relative to other surrounding structures. While the concentration of free carriers in most conductors does not change with the temperature, their mobility increases with decreasing temperature, thereby increasing conductivity. For example, at 4 K the conductivity of aluminium is about 20 times the magnitude at RT. The wire capacitance includes capacitances of the wire to its neighbouring metals. The wire capacitance to the substrate, which is the dominant capacitance in the case of the experiment described in the following, will be reduced due to substrate freeze-out at cryogenic temperature as illustrated by a simple experimental test [12] . In order to understand the significance of interconnects in the circuit performance at cryogenic temperature, experimental circuits have been designed and tested to study the interconnect delay. We have designed another set of ring oscillators with the same inverter size and the same number of stages as that of the ring oscillators of the previous experiment, except that a long wire has been used as the feedback loop to interconnect the input and the output of the inverter chains (schematically depicted in figure 4(a) ). Therefore, by measuring the oscillating frequency and comparing it with that of the previous ring oscillators without long wire interconnect, we can get a view of the improvement of the wire delay at different operating temperatures. Figure 4(b) shows the total time delay of a 31-stage ring oscillator with a wire 900 µm in length and 4 µm in width at different operating temperatures and supply voltages. The total time delay of the loop circuit is calculated from the measured oscillating frequency, which demonstrates a 62% improvement of speed as the temperature decreases from RT to 4 K for a supply voltage of 2 V. It is not straightforward to extract the propagation delay of the interconnect wire from the experiment data of the total delay of the loop circuit. When the long interconnect wire is inserted in the 31-stage ring oscillator, the last inverter in the inverter chain is loaded by this long wire; therefore, the delay of the last inverter will be increased and the long wire itself will also add wire delay to the total delay of the circuit. At 4 K the wire delay can be estimated to be about 40% of its room temperature value considering the decrease of the wire resistance and wire capacitance. The experiment result shows that when a long interconnect wire is inserted in the ring oscillator circuit, an improvement of the circuit delay of about the same value (60-70%) could be achieved at 4 K mainly due to the reduction of wire resistance and capacitance at cryogenic temperatures.
To simulate the whole circuit, we model the interconnect wire as a cascade of series wire resistance R and shorted wire capacitance C. At 4 K the series wire resistance per unit length is reduced to about 1/20 of the RT value, while the wire capacitance to substrate ground per unit length is also reduced to about 40% of the RT value by considering the decrease of the free carrier density due to substrate freezeout at cryogenic temperature. Combining the interconnect model with the MOS model established in section 2, we have simulated the 31-stage ring oscillator both with and without the long wire interconnect with commercial SPICE simulation software. Figure 5 depicts the calculated time delay in comparison with the experimental data, which shows that the simulation agrees with the measurement quite well. This provides the example that the simulation based on the modified 4 K MOSFET model was acceptable and could be useful in further design and simulation of hybrid superconductor-CMOS circuits.
Finally, we would like to point out that the process used in this work is a commercial one that is designed for RT operation. In order to take full advantage of operating the CMOS devices and circuits at cryogenic temperature, the process should be re-designed so that some undesirable low temperature effects are minimized. We believe that additional performance improvement could be expected for devices operated at cryogenic temperature with an optimized fabrication process.
Conclusion
We have studied the characteristics and device performances of short channel MOSFETs operating at cryogenic temperature. A 4 K MOSFET device model has been established by modifying the RT BSIM3 model according to the low temperature experimental data on discrete CMOS devices.
Inverter delay and interconnecting wire delay have been studied by a set of ring oscillator experiments at 300 K, 77 K and 4 K. The results indicate that at 4 K more than 60% improvement of the inverter delay has been obtained, and the total delay of the circuit with a long interconnect wire also has an improvement of about 60%. With such an improvement, low temperature operation of the MOS device in a hybrid superconductor-CMOS circuit could be considered as an additional factor for high performance digital circuit applications.
